

Listing of Claims:

This listing of claims will replace all prior versions and listings of claims in the application:

1 1. (Original): An imager system provided in a semiconductor
2 substrate comprising:
3 a plurality of photosensitive, charge integrating pixels arranged in
4 rows and columns of a pixel array for capturing illumination of a scene to be
5 imaged, each pixel comprising a photogenerated charge accumulation region
6 of the substrate and a sense node at which an electrical signal, indicative of
7 pixel charge accumulation, can be measured without discharging the
8 accumulation region;
9 pixel access control circuitry connected to pixel array rows and columns
10 to deliver pixel access signals generated by the access control circuitry for
11 independently accessing a selected pixel in the array;
12 an input interface circuit connected to accept a dynamic range
13 specification input for the array pixels;
14 integration control circuitry connected to access a selected pixel of the
15 array to read the sense node electrical signal of the selected pixel, and
16 configured to generate pixel-specific integration control signals delivered to
17 the selected pixel, independent of other pixels, based on dynamic range
18 specification input provided by the input interface circuit; and
19 an output interface circuit connected to the pixel array to produce
20 output image data based on sense node electrical signals from the pixel array.

1 2. (Original): The imager system of claim 1 wherein the pixel
2 sense node electrical signal comprises a voltage signal.

1 3. (Original): The imager system of claim 1 wherein the charge
2 integrating pixels comprise CMOS pixels.

1 4. (Original): The imager system of claim 1 wherein the pixel-
2 specific integration control signals generated by the integration controller
3 comprise pixel-specific charge accumulation reset signals.

1 5. (Original): The imager system of claim 4 further comprising an
2 array of memory cells, each memory cell corresponding to a specified pixel in
3 the pixel array and connected to store from the integration controller an
4 indication of number of reset occurrences of the specified pixel during a given
5 imager integration period.

1 6. (Original): The imager system of claim 5 wherein the memory
2 cell array is configured spatially separate from the pixel array.

1 7. (Previously Presented): The imager system of claim 5 wherein
2 the output interface circuit comprises an image data formatter configured to
3 generate output image data based on sense node electrical signals from the
4 pixel array and corresponding reset occurrence data from the memory cell
5 array.

1 8. (Original): The imager system of claim 5 wherein the
2 integration controller comprises a comparator circuit corresponding to each
3 column of the pixel array, each comparator circuit connected to compare a
4 sense node electrical signal of a pixel selected from the corresponding array
5 column with a reference electrical signal that is generated based on the

6 dynamic range specification input to produce a comparator output signal
7 determinative of reset timing of the selected pixel.

1 9. (Original): The imager system of claim 8 wherein the
2 integration controller is configured to generate integration control signals for
3 a selected pixel based on output signals from a corresponding comparator, to
4 permit integration of the selected pixel during at least one of a plurality of
5 integration slots, the integration slots being of successively shorter durations
6 and all integration slots having a common end time, the integration slot
7 durations defined for a given imager integration period based on the dynamic
8 range specification input.

1 10. (Original): The imager system of claim 9 wherein the plurality
2 of integration slots for a given imager integration period is at least three.

1 11. (Original): The imager system of claim 1 wherein the output
2 interface circuit comprises a correlated double-sampling circuit configured to
3 convert sense node electrical signals from the pixel array from single-ended to
4 differential output and remove pixel reset level from the sense node electrical
5 signals.

1 12. (Original): The imager system of claim 11 wherein the output
2 interface circuit further comprises an analog-to-digital converter configured
3 to digitize sense node electrical signals from the pixel array.

1 13. (Original): The imager system of claim 12 wherein the analog-
2 to-digital converter comprises an array of analog-to-digital converters; and
3 further comprising a multiplexer connected between the pixel array and the

4 analog-to-digital converter array for directing a selected sense node electrical
5 signal from the pixel array to a selected converter in the array of converters.

1 14. (Original): The imager system of claim 1 wherein the input
2 interface circuit is further connected to accept a specification of a sub-array of
3 pixels to be controlled in the pixel array; and wherein the integration control
4 circuitry is connected to independently access a selected pixel in the sub-
5 array of pixels.

1 15. (Original): The imager system of claim 1 wherein the input
2 interface circuit is further connected to accept a specification of a number of
3 pixels to be controlled in the pixel array, and wherein the integration control
4 circuitry is connected to independently access a selected pixel in the number
5 of pixels specified.

1 16. (Previously Presented): The imager system of claim 1 wherein
2 the input interface circuit is further connected to accept a specification of a
3 frame rate at which images of a scene are to be produced, and wherein the
4 integration control circuitry is configured to impose on the pixel array an
5 imager integration period based on the frame rate specification.

1 17. (Original): The imager of claim 1 wherein the input interface
2 circuit is further connected to accept a specification of sense node electrical
3 signal digitization resolution, and wherein the output interface circuit
4 comprises an image data formatter configured to generate digitized output
5 image data based on sense node electrical signals and the digitization
6 resolution specification.

1 18. (Original): The imager system of claim 9 wherein the dynamic
2 range specification input accepted by the input interface circuit comprises a
3 specification of a duration ratio between successively started integration slots
4 for a given imager integration period.

1 19. (Original): A method for controlling charge integration of a
2 plurality of photosensitive, charge integrating pixels of a pixel array for
3 capturing illumination of a scene to be imaged during an integration period,
4 each pixel comprising a photogenerated charge accumulation region and a
5 sense node at which an electrical signal, indicative of pixel charge
6 accumulation, can be measured without discharging the accumulation region,
7 the method comprising:

8 (A)providing a plurality of integration slots for the integration period,
9 all integration slots ending with integration period end, a first integration
10 slot beginning with integration period start, and each integration slot
11 following the first slot being of successively shorter duration;

12 (B)initiating charge integration of each pixel in the pixel array for the
13 integration period and the first integration slot;

14 (C)for any current integration slot except a last integration slot, at an
15 intermediate time during the current integration slot, evaluating the sense
16 node electrical signal of each pixel for which the current integration slot was
17 initiated to determine if that pixel will saturate during the current
18 integration slot, the saturation evaluation based on the electrical signal
19 range characteristic of that pixel and the ratio of duration of a next
20 succeeding integration slot to duration of the current integration slot;

21 (D)resetting any pixel for which the integration evaluation indicates
22 pixel saturation during the current integration slot;

(E) permitting continued integration to the end of the current integration slot of any pixel for which the integration evaluation does not indicate saturation during the current integration slot, and initiating a next succeeding integration slot for any reset pixel;

(F) repeating steps (C) to (E) until the end of the integration period and the last integration slot is reached; and

(G) producing output image data for each pixel based on sense node electrical signals from that pixel and an indication of number of integration slots for which that pixel was initiated during the integration period.

20. (Original): The method of claim 19 wherein the pixel saturation evaluation comprises a comparison of pixel sense node voltage to a check voltage, $V_{CHECK(i)}$, for the i^{th} integration slot, given as:

$$V_{CHECK(i)} = V_{RESET} - \Delta V_D \cdot \left(1 - \frac{T_{INT(i+1)}}{T_{INT(i)}}\right), \text{ for electron integration and}$$

$$V_{CHECK(i)} = V_{RESET} + \Delta V_D \cdot \left(1 - \frac{T_{INT(i+1)}}{T_{INT(i)}}\right), \text{ for hole integration,}$$

where V_{RESET} is a characteristic pixel reset voltage, ΔV_D is a voltage range characteristic of the pixel, $T_{INT(i+1)}$ is the duration of the next succeeding integration slot, and $T_{INT(i)}$ is the duration of the current integration slot.

21. (Original): The method of claim 19 further comprising updating data stored in an array of memory cells that are provided in a one-to-one correspondence with the array of pixels, memory cell data reflecting a number of times for which a corresponding pixel was reset during the integration period; and wherein the indication of number of integration slots

6 for which a pixel was initiated during the integration period comprises
7 corresponding memory cell data.

1 22. (Original): The method of claim 19 wherein the plurality of
2 integration slots provided for the integration period comprises at least three
3 integration slots.

1 23. (Previously Presented): The method of claim 19 wherein the
2 plurality of integration slots provided for the integration period comprise a
3 first integration slot of maximum duration, $T_{INT,MAX}$, and a last integration
4 slot of minimum duration, $T_{INT,MIN}$, which are determined based on an input
5 dynamic range increase specification, K , as $K = \frac{T_{INT,MAX}}{T_{INT,MIN}}$.